Influence of the architecture on ADC error modelling