ADC and DAC modelling and testing – State of the art